We developed an electrical test to evaluate interconnections in packaged, electrostatic-discharge (ESD) protected modules. The ESD protection circuit, which in modern integrated circuits is present at every I/O as an inherent part of the chip structure, can be employed to create an electrical path through the interconnection without powering ON the internal circuitry of the chip. The technique utilizes a chip-specific voltage-current characteristic, and a model of the interconnection, from which the interconnection ohmic resistance can be directly obtained. The technique is applicable to a broad range of functional packages. Its sensitivity is comparable or better than the sensitivity of standard test techniques that utilize specialized test chips. This technique can also be used to test interconnections in failed IC's, since integrity of the internal circuitry is not required in this test.
INTRODUCTION
The testing of interconnection of chip carriers prior to chip assembly has become an increasingly difficult and expensive task. The small size of the chip joints and their complex top-surface metallurgy makes them susceptible to contamination and damage during handling and electrical probing. This has become a growing problem for the direct flip-chip packaging technologies that utilize microvias and organic carriers. To minimize the possibility of damaging the chip bonding pads, as can occur during continuity testing, this test has often been replaced with procedure that involves optical tracing of the nets at each circuitry level, followed by a single-node charge deposition or an open ended time-domain reflectometry. However, neither the optical tracing nor the single-node electrical probing can detect nets with defects such as insufficient thickness of the conductor, microcracking, or a buried contact resistance. Once the functional chip is assembled to the carrier the closed interconnection loop then contains nonlinear elements such as diodes, bipolar transistors, or FET transistors. These elements limit the applicability of direct input testing, making the test for most part impractical to perform. This paper describes a new electrical test that can be used to evaluate the interconnections continuity resistance in packaged modules by utilizing the electrostatic discharge protection circuit.
INTERCONECTION MODEL
In modem integrated circuits the ESD is built as an inherent p-n junction in the I/O cells, located in close proximity to the bonding pads (1) . Figure 1 illustrates the diagram of a single interconnection which consists of the ball grid array contacts (BGA), carrier circuitry, the chip solder joints (C4s) and the ESD protection circuit. During normal operation of the integrated circuit, the ESD is reverse biased. When the ESD is forward biased its dynamic resistance drops and the junction channels electric charge away from the internal circuit. Thus, the ESD junction can be employed to create an electrical path through the interconnection without powering ON the internal circuitry of the chip.
The relationship between the current drained from the forward biased junction, 4 , and the resulting voltage at the testing pads, VP, can be described by the following expression (1) (see ref. (2)).
where, k is the Boltzman's constant, 11 is the junction ideality factor, lo is the saturation current, and R represents the equivalent resistance of the interconnection consisting of a junction resistance and the resistance of the wiring. Application of a current wave digitized as a set of n data points Uj, results in the corresponding voltage wave 23""'. These experimental data can be used to obtain the -interconnection ohmic resistance, the saturation current, and the ideal@ factor 
Substituting equations (3-5) into equation (2) yields a set of linear equations XA = V which can be solved directly.
A is a vector of the interconnection parameters, X is a square matrix, which elements represent combination of the basic functions, and V is a vector that represents combination of the voltage wave with the basic functions.
EXPERIMENT AND RESULTS
Interconnection testing has been performed on a flip chip, plastic, ball-grid array package that carried a CMOS-6S chip. During testing, a forward biased current 4, was drained by probing the BGA I/O pads. A Keithley' Model 2400 SourceMeterTM was used as a current source and a voltmeter. The instrument was programmed to perform a current sweep operation during which discrete current values were applied to the testing pads while the corresponding voltage drop was measured. The current values, the instrument delay time, and the number of readings taken at each current level were programmed individually for every I/O to minimize the testing time while maintaining measurement errors at a acceptably low level. Typically, the current wave and the resulting voltage wave consisted of 20 data points. A computer was used to control the SourceMeterTM and to carry out the data acquisition and calculation of the interconnection parameters. Figure 2 shows the experimental current -voltage data for a single interconnection compared with the least squares fit to the model. The experimental data agree very well with the predicted values confirming the validity of the model and the calculation procedure. The equivalent continuity resistance of this interconnection obtained from the model is 4.845 Sz. This value corresponds well to the circuit resistance estimated from the geometrical details of the interconnection. The two remaining parameters i.e. substrate reverse current and the ideality factor, which are global for a given integrated circuit, are 7.1 nA and 1.78, respectively. The resolution of the resistance parameter, R, was determined experimentally to be about 5 mQ by including a known standard, variable resistor in series with the interconnection. There are several components, which contribute to the uncertainty of the estimated interconnection parameters R, r\ and 10. These include assumptions and simplifications of the model, computational as well as experimental errors. Experimental error includes error in making and maintaining reliable contacts as well as error introduced by variation of the junction temperature the measurements. The interconnection model neglects contribution of the saturation current, lo, to the measured current. Since the saturation current is usually six orders of magnitude smaller than the measured current, this error was judged to be insignificant. Similarly, the computational errors were neglected since the number of significant figures in the computed solutions was > 12. The number of significant figures in the computed solution was estimated by subtracting value of log(llXil IlX-'ll) from the number of digits carried. From the instrument technical specification, the accuracy of voltage readings was better than 0.02 % with resolution of 50 pV, and the accuracy of the current readings was better than 0.05 % with resolution of 500 nA. Thus, the combined instrumental accuracy was expected to be in the range of about 0.07 %. However, the relative standard uncertainties of the interconnection parameters estimated as the diagonal elements of the covariance matrix were larger, in the range of 2.0 O/s for R, 1.5 % for r\, and 1.7 % for lo. This corresponds to an error in R of about 100 mn. This error can be minimized further to about 80 mQ by controlling and maintaining a constant temperature of the ESD junction. 
DISCUSSION AND CONCLUSION
It has been found experimentally that the test procedure described above can be used to determine the interconnection parameters, including the interconnection resistance, with considerable confidence and precision. For example, a current wave, digitized to 20 data points, is sufficient to determine the interconnection resistance, R, with resolution of 5 rnQ and relative standard uncertainty better than 2 %. A defective net will be distinctly separated from the entire population and easily detected on the histogram of the interconnection resistance. Likewise, statistical analysis of the other interconnection parameters, (the saturation current or the ideal@ factor) can be used to assess the quality and functionality of the chip. Unlike the results obttined by other techniques, which often produce unpredictable and unreliable results, the resistance values estimated with this method reflect the real continuity resistance of the interconnection circuit. This makes the method sensitive in the detection of defects caused by manufacture and environmental stressing. The computational algorithm is exceptionally stable and fast, while standard fitting procedures are usually computationally involved, subject to round off error affected by initial parameters, and often unable to meet the convergence criteria.
The testing time is a very important factor in assessing practical applicability of the test. A functional chip carrier having typically hundreds of input-output interconnections imposes rather demanding testing time requirements, which desirably, should not exceed a few tenths of a second per interconnection. In the presented laboratory set-up of the test, it takes about 200 ms to execute a suitable current wave for a single interconnection and to transfer the current-voltage data from the instrument buffer to the computing unit. In comparison, the computing time is negligible. The total testing time will also depend on the time it takes to make contacts to the test pads. Therefore, in a practical application, the testing time will most significantly depend on the speed of the hardware used and not on the model.
Although the above interconnection model emphasizes the electrical characteristic of the bipolar transistor, other types of the ESD protecting mechanisms, such as diode-connected FET transistors, can be employed and treated similarly. Thus, the presented test structure is of a general form, and therefore, is applicable to a broad range of functional packages. It can be used for process verification, nondestructive field failure analysis, and for interconnection reliability assessment with a comparable or better sensitivity than standard techniques that utilize specialized test chips. Even failed ICs can be tested using this technique since integrity of the internal circuitry is not required in this test.
